Abstract-An important issue in the trends of miniaturization of systems-on-chips (SoCs) is to obtain a high energy efficiency. This can be reached by dynamic voltage scaling (DVS) architectures as the novel discrete Vdd-Hopping circuit. Generally, this kind of systems present parameter uncertainties and delays. Likewise, current peaks and energy dissipation must be reduced. In this paper, an optimal and robust saturated control law is proposed for this Vdd-Hopping circuit via Lyapunov-Krasovskii theory that ensures asymptotic stability as well as system robustness with respect to delay presence and parameter uncertainties. The closed-loop system presents a regional stabilization due to the actuator saturation. An estimation of an attraction domain is provided. This controller also limits the current peaks and it provides an energyaware performance. The advantages achieved with this controller are shown in simulation.
I. INTRODUCTION
T HE continuous miniaturization of systems-on-chips (SoCs) is possible from emerging studies about energy saving in very large scale integration (VLSI), especially in portable electronics devices. Dynamic voltage scaling (DVS) [1] is a powerful method to reduce the power consumption in micro-circuits and in nano-circuits. The principle of DVS approach is to adapt levels of supply voltage for reducing power consumption. This kind of architectures adapt the core voltage of the cluster at the minimum performance level required by the process activity [2] . Generally, a DVS circuit is implemented by integrated dynamic DC-DC converters [3] - [5] . However, these DC-DC converters can present some limitations in fine grain. This is the reason why new discrete circuits with reduced size have been developed based on DVS [6] , [7] , as Vdd-Hopping circuit [8] . This structure allows changing the drain supply voltage level in nano-circuits in high speed.
The main control problem for Vdd-Hopping circuit is the adaptation for various loading conditions, achieving high efficiency over a wide load-current range, what is critical for extended battery life. Likewise, other control objectives are to provide a correct and reliable operation during the switches transitions, i.e., small current peaks, faster transient periods, system stability, and robustness with respect to delays and parameter uncertainties. Indeed, Vdd-Hopping circuits implemented in these SoC structures present delays at the input and output of its control block [9] . The control block input delay is required to ensure that the system is synchronized with the cluster clock. In the same way, there is a control block output delay associated with computational issues. Moreover, the presence of parameter uncertainties can generate a non-desirable performance and lack of reliability of the system. Other additional and relevant issue is to limit current peaks and energy consumption. In summary, delay presence, parameter uncertainties, current peaks, and energy consumption must be considered in the design of the controller.
In this paper, an optimal and robust saturated control law for the Vdd-hopping circuit is proposed in discrete time. This controller limits high current peaks. It provides an efficient tracking capability to handle two voltage levels required by the cluster. As a side effect, it also has high energy-efficiency, achieving fast transient periods. The system is rewritten into a suitable statespace representation to formulate an optimal and robust problem that can be solved by using Lyapunov-Krasovskii theory [10] , [11] . In this process, the saturation in the controller is considered [12] , [13] . The designed controller guarantees asymptotic stability as well as robustness of the system with respect to delays and uncertain parameters. The problem is expressed in terms of linear matrix inequalities (LMIs). Likewise, an attraction domain is estimated in such a way that a regional stabilization for the saturated control is guaranteed. The robustness properties of the closed-loop system are tested by some simulations.
An evaluation and comparison of this controller with respect to an "intuitive" controller presented in [6] is performed.
The rest of this work is organized as follows. In Section II, the error equation of the Vdd-Hopping system is presented as well as the proposed control law. The robustness and optimization problem statement is presented in Section III and in Section IV, a control design is developed. The control gains are computed in Section V, being tested by simulations in Section VI. A comparison of this controller is performed in Section VII. The work closes with a section of conclusions.
Notation: For a given if if if and is the nearest integer to . is the value of in two consecutive sampling time. For a given set denotes the convex hull of . 
II. ERROR EQUATION OF THE VDD-HOPPING CIRCUIT
In [8] a discrete circuit that handles two-voltage levels with a Vdd-Hopping technique accomplishing a DVS architecture was presented.
The Vdd-Hopping circuit is constituted by: a high voltages supply, ; a low voltage supply, ; a group of pMOS transistors connected in parallel between the and the core voltage, , and a pMOS transistor that connects the to when the low voltage level is the steady-state. This reduces the dissipated energy when the unit running is at low speed. The group of pMOS transistors connected in parallel allow evolving the output voltage from a low voltage level to a high voltage level (rising transient period) and from a high voltage level to a low voltage level (falling transient period). The steady state must correspond to a high voltage level or a low voltage level. For simplicity, the low voltage supply, , as well as its pMOS transistor of connection with are disregarded for control design purposes. The main objective is to ensure that achieves the two voltage levels by switching the pMOS transistors. The sketch of this circuit is shown in Fig. 1 . In this configuration, at least, one transistor must always be switched on.
The load model taken in this work is an impedance which depends on the clock frequency, , and sometimes, also on [14] . It is composed of a current supply, , a capacitance, , and a dynamic resistance, , representing the dynamic and short-circuit consumption.
is assumed constant. Assumption 1: PMOS transistors are modeled as ideal resistors, , when they are switched on and, as resistors with infinite resistance when they are switched off. They are considered to have the same electrical characteristic.
In the steady state, the maximum and minimum voltage are and , respectively. depend on several factors and are difficult to estimate. These variables catch the pMOS model errors, current variations, supply voltage, and the resistive losses through the pMOS transistors switched on.
Assumption 2: are small with respect to , and they do not change the system stability properties.
The voltage loop equation yields the relationship (1) where , being the number of transistors switched on, thus, and it is the control variable.
The discrete Vdd-Hopping circuit is connected to a load that can be modeled as an impedance depending on the core voltage . In this work, the load model presented in [14] is employed (2) Consider , where is a constant voltage reference and is the sampling core voltage. Now, from (1) and (2), the approximate discrete-time voltage error equation is (3) where , and . must be less or equal to the smaller . The approximate time-discretization (3) is performed by using the forward Euler method, by assuming that the sampling time is small enough to the system evolution.
A proposed controller for this system is based on a linear controller [15] (4) Control (4) presents a simple enough structure such that it requires a small space in the silicon. The saturation function is due to the control signal constraint mentioned before. The control objective is to achieve a set-point reference signal. An approximate control structure for the Vdd-Hopping circuit that manages the current peaks is patent pending under the name of energy-aware control (ENARC) [16] .
III. PROBLEM STATEMENT
Here, the problem statement is formulated rewriting the closed-loop system of (3) in a state-space form considering delays, uncertain parameters, and current peak reduction. Fig. 2 shows the Vdd-Hopping circuit including delays. The system has a -sample-period delay at the control block input and a -sample-period delay at the control block output, as mentioned before.
The open-loop system is (5) and the considered Control (4) is (6) where , and , where and .
For simplicity, the control variable is considered a real number. Thus (7) A rigorous analysis should take . Note that if is bounded above, then, from (1), the maximum current peaks ( , [17] ) are limited. For this purpose, the quadratic cost functions (8) must be minimized. Note that the positiveness of the matrices and implies that is strictly positive. On the other hand, the parameters , and that define , and can be considered uncertain. Each uncertain parameter is within an uncertainty interval, whose corresponding extremes are as follows:
• ;
The asymptotic stability of system (5) is guaranteed in a point within an uncertainty interval for the low level voltage, , and within an uncertainty interval for the high level voltage, , bounded by (9) (10) and are the lower-bound and the upper-bound of , respectively.
Consequently, the main objective is to design the optimal gain in such a way that Control (6) is robust with respect to delays as well as parameter uncertainties. Likewise, this optimal gain must guarantee asymptotic stability and minimum current peaks for the known constant delays, and .
A. Alternative Representation for the Saturated Control (7) and the Error Equation (5)
First, some lemmas are given to rewrite the saturated control (7) and an alternative form.
Define
. Note, from (5), directly depends on . Lemma 1 [18] 
B. State-Space Representation
The saturated control law and error equation, as redefined before, allow to system (5) rewrite it in a state-space form.
From (5) and, therefore which substituted in (12) gives (13) From Lemma 1 and 2, (13) can be rewritten in the following matrix form:
where and of matrix are treated as uncertain parameters in Section IV-D. Their values will be inside the uncertainty interval .
1 is a positive matrix defined to guarantee system stability.
C. Stability and Optimization Problem
Equation (14) can be rewritten in the following explicit closed-loop form: (15) (16) (17) with (18) (19) and where are the state vector and controlled output, respectively.
is the initial condition and is a fixed and known delay.
Problem 1: The problem is to find a , some robust vectors and , such that it follows: a) Lemma 2 holds and, hence, the closed-loop system (14); b) there exists a Lyapunov-Krasovskii functional , a cost function such that along the solution of (15) fulfills (20) The solution to this problem minimizes a performance index that, among other considerations, limits high current peaks. Moreover, this solution guarantees the system stability for the time-delay system (15)- (17) .
IV. OPTIMAL ROBUST SATURATED CONTROL DESIGN
A mathematical manipulation of (15) is performed via a descriptor model transformation [19] . The descriptor approach is just a variable change, which makes easier to work with Lyapunov-Krasovskii functional [20] .
A. Descriptor Model Transformation
Equation (15) is manipulated in order to achieve the previous objectives. A descriptor model transformation is applied.
Define . Next, rewrite (15) in the descriptor form [19] From , this system can be compactly written as (21) where
B. Condition for State-Space Representation
Condition a) of Problem 1 is satisfied, if (22) given in (11) is guaranteed. Subtracting in inequality (22) and from [21] , it is seen that, it is necessary satisfy Note that this LMI is equivalent to (24) by means of employing the Schur's complement, defining with which is Hermitian, applying and pre-and postmultiplying by .
C. Stabilization and Optimization
For simplicity, assume here a nominal value of: , and . In next subsection (18)-(19) will be considered as uncertain inside a convex polytope. Condition b) of Problem 1 can be formulated in terms of LMIs [10] . Fulfillment of condition (20) 
where guarantees asymptotic stability of system (21) without delays. Delay-dependent as well as delay-independent criteria are considered in and , respectively [10] , [11] . Next, a sufficient condition for asymptotic stability and minimization of a performance index that, among other considerations, limits high current peaks, is derived.
Theorem 1: Consider system (15)- (17) 
where is defined in (34), shown at the bottom of the page, then the equilibrium of the closed-loop system (15)- (17) is asymptotically stable and the current peaks are limited.
Proof: The goal is to satisfy for system (21) .
Lyapunov-Krasovskii method yields From (28) and Jensen Inequality [22] Finally These developed expressions and (8) are applied to inequality (20) , in such a way that the LMIs (31) are obtained.
On the other side, summing (20) from to , it is obtained Thus, , where
. To minimize the trace of means to minimize any , such that, , [23] . From this inequality and applying the Schur's complement LMI (32) is obtained.
D. Control Design
Now, consider uncertain parameters given in Section III and (18)- (19) . For this purpose, Theorem 1 is extended in the case of polytopic uncertainties. Denote and assume that , namely for all and being the vertices of the polytope described by for . Pre-and post-multiplying LMI (31) by and apply the Schur' complement. Pre-and post-multiplying LMI (32) by and taking and , the following sufficient condition is achieved. Theorem 2: Consider system (15)- (17) (39), found at the bottom of the next page, are satisfied. Then, in the vertices , the equilibrium is asymptotically stable as well as the current peaks are limited in the entire polytope.
Proof: This is an extension of Theorem 1 for polytopic uncertainties with some mathematical manipulations. Therefore, this theorem proof follows Theorem 1 proof.
(34)
Remark 2: This robust control tuning method is conservative due to the definition of the matrix , as well as, the attraction domain .
Corollary 1: Gain , obtained from and in Theorem 1, fulfills Theorem 1 and consequently guarantees both robust stability and minimization of the current peaks for a fixed delay.
As future work an optimization of the ellipsoid will be interesting to perform.
V. ROBUST CONTROL RESULT
In this section, the robust control gains for Control (7) are computed by employing the approach above. The Vdd-Hopping circuit parameters given in [8] and the load model parameter given in [14] are reported. Therefore, is taken as the total number of pMOS transistors. The voltage supply is 1.2 V. The reference signal is a step between the low voltage level 0.8 V and the high voltage level , being 0.06 V and . These parameters comes from the equilibrium of (3). The system resistances are 27.7 and 31.41 , the capacitance is 9 nF, while . The clock frequency is taken 200 MHz and 1.67 ns. This introduces an onesample-period delay in the control block output due to a power-performance tradeoff. Likewise , thus . The uncertain parameters take the following ranges:
• transistor characteristic, , from 25 to 38 ; • load dynamic resistance, , from 55.53 to 72.46 ; • load capacitance, , from 1 pF to 1 nF. . Then, optimization problem is resolved, obtaining This was obtained for , and .
Note that even if the control constant tuning is conservative, there is a feasible solution.
VI. SIMULATION RESULTS
Some simulations show the robustness of the optimal saturated control law proposed for the Vdd-Hopping circuit. Like- wise, a comparison between the performance achieved with the control gains obtained in this paper with respect to another control gains obtained in [15] is performed. These simulations are done by using the parameter values given in Section V.
A. Uncertain PMOS Resistance
In this kind of systems, the electrical characteristic of the pMOS can suffer changes due to temperature changes.
In Fig. 3 the simulation is performed increasing the value of the pMOS resistance by 20%. The system in the low voltage level converges to 0.78 V, which is inside the interval given by (9) , 0.74 V 0.86 V . Likewise, the high voltage level converges to 1.133 V, which is inside the interval given by (10), 1.132 V 1.155 V . These tests show that the equilibrium is robust with respect to parameter uncertainties and delays. The current peaks are small.
B. Uncertain Load Parameter
Another example shows that system performance is sensitive to the values of and .
where The capacitance employed during the control design and the previous simulations has been 1 nF. In the following, it is desired to validate the system robustness when 1 pF, i.e., 1000 times smaller. The lack of knowledge of the load in the real applications of these systems may imply this change of three order of magnitude. Some simulations are shown using the robust control gains computed in this paper (see Fig. 4 ) and the control gains computed in [15] (see Fig. 5 ), which are and . These gains were computed linearizing the closed-loop system around the set point. are defined by ensuring that is Hurwitz and placing the poles by trial and error, in such a way, that the nonlinear system presents a suited behavior. Note that, in Fig. 5 , the system does not respond to voltage variation. However, in Fig. 4 the system performance is satisfactory. This example shows the great robustness of the system when the robust control tuning is employed. VII. COMPARISON WITH THE "INTUITIVE" CONTROLLER OF [8] A comparison is performed between the controller presented here and the "intuitive" controller proposed in [8] (40)
A. Voltage and Current Performance
Control (40) switches on or off one transistor according to the sign of the error voltage signal. Therefore, this controller has the limitation that one only transistor can be switched on or off at every sampling time. On the other side, follows a linear time evolution between 0.8 V and 1.12 V with a slope specified in [8] equal to 1.015106 V/s. A simulation of this controller is performed by using the parameter values given in Section VI. This simulation is shown in Fig. 6 . Note that, the performance presents an oscillatory behavior, with important current peaks. In addition, transient periods are slower and occurs significant current peaks in comparison with Control (4).
B. Energy Evaluation
In the set of pMOS, the dissipated energy in the transient period depends on the kind of control law employed, i.e., on the switching sequence. The purpose here is to evaluate the energy cost associated with the set of pMOS transistors during the rising transient period using Control (4) and the "intuitive" controller proposed in [8] (assume that the falling transient period is similar). An estimation of the pMOS transistors during the transient period is where is the initial time and is the final time in such transient period. Fig. 7 shows the dissipated energy during the rising transient period. Note that the energy consumption is much higher using the controller proposed in [8] than using Control (4). More precisely, this energy consumption has been reduced from 7.2 to 
VIII. CONCLUSION
In this paper an optimal and robust saturated controller was designed for the time-delay Vdd-Hopping circuit. This optimal controller minimizes a performance index that, among other considerations, limits high current peaks. As side effect, this controller improves the dissipated energy and it achieves fast transient periods. The system is rewritten in a suited state-space representation, such that, an optimal and robust problem can be formulated to tune the control gains. This problem is dealt with Lyapunov-Krasovskii theory, which provides some stability conditions through LMIs. Consequently, a robust equilibrium stability as well as a robust disturbance rejection under parameter uncertainties are ensured for the time-delay system. The method also takes into account the control saturation estimating an attraction domain.
The closed-loop system robustness is shown by means of some simulations. Likewise, a comparison of the obtained control tuning design with respect to an "intuitive" controller presented in [8] is performed. The robust control tuning design leads to higher controller gains but they are valid with respect to the saturation limits.
